Home Vacancies HBM Design Architect – Micron Technology, Richardson, TX (USA)

HBM Design Architect – Micron Technology, Richardson, TX (USA)

Shaping the Future of High-Bandwidth Memory through Nanotechnology Innovation

by notadmin

Micron Technology seeks a highly skilled HBM Design Architect to lead the design, architecture, and integration of advanced DRAM technologies. This role focuses on nanometer-scale DRAM array architectures, high-speed signaling, and 2.5D/3D packaging innovations, enabling next-generation AI, HPC, and data-intensive systems.


🔍 Job Details

Title HBM Design Architect
Organization Micron Technology
Work Location Richardson, Texas, USA
Research Field Nanotechnology, DRAM Architecture, Semiconductor Engineering
Funding Info Full-time, Industry Position
Application Deadline Not specified
Posted Date 2025
Country USA
Researcher Profile Industry Professional (Nanotech & DRAM Architecture)
Apply Button Apply Now
Required Qualification BSEE or higher, 10+ years in engineering/design
Required Experience DRAM, high-speed interfaces, 2.5D/3D packaging, CMOS device physics
Salary Details Competitive + benefits

Role Summary

The HBM Design Architect at Micron Technology will be at the forefront of nanometer-scale memory innovation, shaping next-generation High Bandwidth Memory (HBM) for AI, HPC, and advanced semiconductor systems. You will combine expertise in DRAM array design, high-speed interface development, and advanced 2.5D/3D packaging to deliver cutting-edge memory solutions with optimal performance, power efficiency, and reliability.


Key Responsibilities

  • Lead architecture pathfinding and feasibility analysis for new HBM generations.

  • Collaborate with customers to refine specifications and future designs.

  • Debug pre- and post-silicon HBM issues and identify root causes.

  • Innovate in nanotechnology-driven DRAM arrays, signal integrity, and thermal modeling.

  • Work with JEDEC standards, CAD, verification, and system engineering teams.

  • Mentor engineers in advanced DRAM and packaging techniques.


Required Qualifications

  • Education: BSEE or higher (nanotechnology, electrical engineering, semiconductor engineering).

  • Experience: 10+ years in engineering/design; strong background in nanometer CMOS, DRAM architecture, and 3D integration.

  • Expertise in one or more:

    • Memory array design

    • High-speed clocking/interfaces

    • Logic/custom circuit design

    • Power delivery optimization

    • 2.5D/3D packaging (TSV, hybrid bonding, interposers)

  • Strong understanding of semiconductor device physics.

  • Familiarity with DRAM bring-up, JEDEC standards, and modeling tools (FastSpice, Hspice).


Work Culture & Benefits

At Micron, you will work in a collaborative, innovation-driven environment, solving real-world challenges in nano-enabled semiconductor technologies. Benefits include:

  • Comprehensive medical, dental, and vision coverage

  • Paid time off and family leave

  • Income protection and holidays

  • Opportunities for professional growth in nanotechnology and semiconductor design


Reference Links


Disclaimer

This job post is for informational purposes only. Please refer to Micron Technology’s official careers page for the most accurate and updated application details.


You may also like

Leave a Comment


NanoHelp.eu connects the global nanotechnology community with conferences, funding, jobs, and research resources. Our mission is to accelerate innovation by bridging academia, industry, and policy in nanoscience.

 
Copyright © 2025 nanohelp.eu  All Rights Reserved.